Subscribe

RSS Feed (xml)

Powered By

Skin Design:
Free Blogger Skins

Powered by Blogger

here u get all the information about electronics enginering,ebooks,algorithms,software books & complete micro processor guide.,FOR BOOKMARK PRESS CNTRL+D.ALL THE BEST

SEARCH MAKES EASY

TOP SITES

Wednesday, December 12, 2007

Architecture and partitioning for low power

A good working definition of architecture ( in the context of IP design, atleast) is the partitioning and interface design of the IP. In supporting various low power strategies, power gating presents the most significant architectural challenge in the architecture of IP.

To support power gating, we need to:
  1. Decide when and how the IP will be powered down and powered up.
  2. Decide which blocks will be power gated and which blocks will be always on.
  3. Design a power controller that controls the power up and power down sequence.
  4. Determine which signals need to be isolated during power down.
  5. Develop an initial strategy for clocks reset and the power control signals.

Overview of electronic systems and circuits Oscilloscope

Archives