Subscribe

RSS Feed (xml)

Powered By

Skin Design:
Free Blogger Skins

Powered by Blogger

here u get all the information about electronics enginering,ebooks,algorithms,software books & complete micro processor guide.,FOR BOOKMARK PRESS CNTRL+D.ALL THE BEST

SEARCH MAKES EASY

TOP SITES

Friday, December 14, 2007

Wire load models

Wire loading models contain all the information required by compile to estimate interconnect wiring delays.

A typical Wire load model definition contains: area, resistance, capacitance, slope and fanout. All these attributes are given per unit length wire. Slope value is used to characterize linear fanout.

Generally wire load models are used in ASIC design. These wire load models will contain statistical values which are used in pre-layout simulation of ASIC. Since we are extracting resistance(R), capacitance(C) values in back end after place and route(P&R) phase we need to perform pre-layout simulation before P&R.

Overview of electronic systems and circuits Oscilloscope

Archives